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Fig. 5. PID control simulation
spwl(t) =

s1 + (t− kT )s˙1 if kT ≤ t ≤ t1
s2 + (t− kT + dk2 )s˙2 if t1 < t < t2
s3 + (t− kT + T + dk2 )s˙1 if t2 ≤ (k + 1)T
(19)
where
s˙+ = (x˙1 + ksx¨1)
∣∣∣
x=x(kT ),u=1
s˙− = (x˙1 + ksx¨1)
∣∣∣
x=x(kT ),u=0
s1 = (x1 − ref + ksx˙1)
∣∣∣
x=x(kT ),u=1
s2 =
Dk
2 s˙1 + s1
s3 = s1 + (T −Dk)s˙2
t1 = kT +
Dk
2
t2 = kT + (T − Dk2 )
t3 = (k + 1)T
(20)
where x1ref corresponds to the reference voltage and ks is
a positive constant and been normalized to ks = Ks
√
LC.
Therefore, the zero average condition is
(k+1)T∫
kT
spwl(t)dt = 0 (21)
To find Dk and satisfying zero average requirement, we solve
equation (21) and obtain
Dk =
2s1 + T s˙−
s˙− − s˙+ (22)
the duty cycle is given by.
dk =
 1 if Dk > TDk/T if 0 ≤ Dk ≤ T
0 if Dk < 0
(23)
We have experimentally measured and noticed that there is
a period delay in the control action. In this case, the control
action is taken from the data acquired in the past sampling
time, and the new dk is calculated as:
dk =
2s1(x(k − 1)T ) + T s˙−(x(k − 1)T )
s˙−(x(k − 1)T )− s˙+(x(k − 1)T ) (24)
To apply this technique we need to measure of the states
at the beginning of each sampling time. For doing this,
we carry out a synchronization between the measured
signals and the start of the PWM. This synchronization is
performed using a trigger signal obtained from the PWM,
which gives the order to ADC converter for reading υc and
iL. On the other hand, we need to know the values of the
parameters R, L, C, rs, rM , rMed , rL . In this case, we
suppose that these parameters will be constant and measurable.
1) Load(R) estimator online: To design the estimator takes
into account the first differential equation given in (1).
υ˙c =
−1
RC
υc +
1
C
iL (25)
Applying a filter Hf = cs+c to the equation (25) we have
cυc − cHfυc = −1
RC
Hfυc +
1
C
Hf iL (26)
Where
−cCυc + cCHfυc +Hf iL︸ ︷︷ ︸
F (t)
=
1
R︸︷︷︸
θ(t)
Hfυc︸ ︷︷ ︸
φ(t)
(27)
And calculate the conductance 1R = θˆ(t) with (28)
θˆ = Y
t∫
0
φ(t)[F (t)−φ(t)θˆ(t)]dt (28)
where Y is a constant.
E. FPIC Control Technique
This control technique was first presented in [17] and
numerically tested in [18]–[22], [24]. The first experimental
results were shown in [22], [32].
1) FPIC Theorem: Let a system described by a set of
differential equations:
x (k + 1) = f (x (k)) (29)
Where x(t) ∈ <n and f : <n → <n. Suppose that there
is a fixed point x∗, which is unstable and corresponds to the
orbit to be controlled, ie, x∗ = f (x∗).
Let J = ∂f∂x the Jacobian of the system, then since the
system is unstable, there is at least one i, such that |λi (J)| >
1, where λ corresponds to the eigenvalues of the system. Under
these conditions, the equation:
x (k + 1) =
f (x (k)) +Nx∗
N + 1
(30)
Ensures stabilization of the fixed point for some N real
positive.
TABLE I
EXPERIMENTAL PROTOTYPE DATA
Parameter Value
R: Load resistance 40Ω
C: Capacitance 46.27µF
L: Inductance 2.473mH
rs: Internal resistance of the source 0.3887Ω
rM : MOSFET conduction resistance 0.3Ω
rMed : Current measurement resistance 1.007Ω
rL : Internal resistance of the inductor 0.338Ω
E: Input voltage 40.086V
Fc: Switching frequency 5 kHz
Fs: Sampling frequency 5 kHz
N : Control parameter FPIC 1 or 2
Ks: Control parameter ZAD 1 or 4
2) Proof: Initially it should be noted that the equation (29),
the fixed point has not been altered. In this case the Jacobian
of the new system can be expressed as:
Jc =
1
N + 1
J (31)
Where Jc is the Jacobian of the controlled system and J is
the Jacobian of the unstable system. Therefore, an adequate
selection of N ensures stabilization of the equilibrium
point, since the values of the controlled system will be the
values of the original system, divided by the factor N + 1.
A straightforward way to compute N is through the Jury
criterion. Taking into account the strategies FPIC and ZAD,
the new duty cycle is calculated as follow:
dk−FPIC =
dk +N · d∗
N + 1
(32)
Where dk is calculated by 24) and d∗ is calculated at the
beginning of each period as follows:
d∗ = T
[
x1ref (1 +
r
Med
+r
L
R ) + Vfd
−x1ref ∗ ( rs+rMR ) + E + Vfd
]
(33)
This way of calculating the duty cycle in each iteration,
including the value of the power supply, makes the controlled
system an adaptive system. The performance of the system
is better than the only ZAD controlled. Equation (32)
incorporates ZAD and FPIC techniques. A complete
description of the procedures presented in section II-C can
be found in [17], [24].
Figure (6) shows the block diagram for ZAD-FPIC control
simulation taking into account load estimator equation (28).
IV. RESULTS OF THE CONTROLLED BUCK CONVERTER
WITH THE PROPOSAL TECHNIQUES
The results presented in this section were obtained with the
parameters defined in Table I.
Figures (7), (8) and (9) shows the performance of the
control techniques for the continuos case. The parameters
Fig. 6. ZAD-FPIC control simulation
Fig. 7. Response of the control techniques
for the PID were calculated in equation (18), but the Ki
and Kd was modified for Ki = 0.67Ki = 130415.7924
and Kd = 1.2Kd = 0.00644967 respectively in order
to compensate saturations effects. The SMC parameter c
was tuning by c = Kp/(1.3 ∗ Kd) = 8558.6109 for to
get an behavior like PID controller. ZAD-FPIC technique
was implemented using equations (24) and (33) where the
parameters used were those of table (I) with Ks = 1 and
N = 1. Figure (8) shows the steady-state error in that three
controllers are in the ±0.5% range, the SMC also has a better
stability.
Parameter sensitivity in PID and ZAD-FPIC is shown
figure (9). The load was changed from R = 40Ω to R = 10Ω
Fig. 8. Response of the control techniques
Fig. 9. Response of the control techniques
in t = 4ms. Then in ZAD-FPIC a load estimator (28) is
necessary. The figure (9) shows that the SMC and ZAD-
FPIC-with-estimator control techniques have less settling
time to load changes.
Figure (10) shows the duty cycle for PID and SMC
controllers exhibit saturation in duty cycle most of time
unlike the ZAD-FPIC controller,which leads to switching
frequency more stable in the ZAD-FPIC technique.
Figures (11), (12), (13), (14) and (15) shows the
performance of the control techniques for the case
where taking into account the limitations experimental
digital controller (DPWM), such as sampling frequency
(5 kHz) = switching frequency (5 kHz), with
delay time = 1T = 1/5kHz and quantization
effects (A/D 12bits and DPWM 9bits). PID parameters
are Kd = 0.00644967, Kp = 59.80029 and
Ki = 130415.7924. The SMC parameter c was tuning
by c = Kp/(1.3 ∗ Kd) = 8558.6109 for to get an behavior
Fig. 10. Response of the control techniques
Fig. 11. Numerical simulation
like PID controller. ZAD-FPIC technique was implemented
using equations (24) and (33) where the parameters used
were those of table (I) with Ks = 4 and N = 2.
V. CONCLUSION
PID, SMC and ZAD-FPIC controllers in the continuous
case show good performance in terms of regulation of output
voltage (Vo).
For the continuous case with load change, PID controller
is more settling time, while the (ZAD-FPIC-without load
estimator) does not regulate the output voltage.
In the case where you have in mind the experimental
conditions (quantization effects, delays and A/D converter),
the ZAD-FPIC controller has high performance, against PID
and SMC controllers
Fig. 12. Experimental result
Fig. 13. Experimental response for PID controller technique
Through simulations and experiments it was observed that
ZAD-FPIC controller has fixed switching frequency for the
steady state case.
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SUMMARY
This paper shows the behavior of a buck power converter system controlled using a quasi-sliding control
technique for output voltage regulation and a novel control technique to control chaos in adaptive way via
load estimation. The controller is designed using Zero Average Dynamic (ZAD) and Fixed Point Inducting
Control (FPIC) techniques. The variable to be controlled is the output voltage of converter. The designs
have been tested in a Rapid Control Prototyping (RCP) system based on Digital Signal Processing (DSP)
for dSPACE platform. The results show that the system has very good performance when it is controlled
with these techniques. The robustness of the system is proven by varying a constant of the controller.
Experimental and simulations results match both in stable zone as well as in transition to chaos. Copyright
c© 2010 John Wiley & Sons, Ltd.
Received . . .
KEY WORDS: ZAD-FPIC control strategy, DC-DC buck converter, chaos control, bifurcations analysis,
adaptive control, piecewise-linear systems
1. INTRODUCTION
The converters use power electronics for efficient transformation and rational use of electricity from
generation sources to industrial and commercial use. It has been estimated that 90% of electrical
energy is processed through power converters before the final use [1]. The power converters must
provide a certain level of output voltage, either in tasks regulation or tracking, and be able to reject
changes in load and primary supply voltage level. A complete and detailed analysis of the operation
and configuration of the different power converters can be found in [2], [3]. One of the most
desirable qualities in these devices is their efficiency in the performance, which can be improved
by using switching devices, properly implemented, that will generate the desired output with low
power consumption.
The use of the Digital Pulse–Width Modulation (DPWM) to control electronic power converters
has increased, because of a number of potential advantages. Some of them are: low power
consumption, immunity to analog component variations, potentially faster design process, lower
sensitivity to parameter variations, programmability, reduction or elimination of external passive
components, calibration or protection algorithms, ability to interface with digital systems,
∗Correspondence to: Department of Electrical and Electronics Engineering & Computer Science, Universidad Nacional
de Colombia, Cra 27 No. 64–60, Manizales, 170004, Colombia. e - mail: fehoyosv@unal.edu.co
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possibility of implementing nonlinear control techniques and are much easier to implement the
advanced control algorithms such as estimation of parameters as mentioned in [4, 5, 6]. DPWM has
also enabled practical applications of high frequency digital controllers for DC–DC converters [7].
Nevertheless, DPWM exhibits the following disadvantages: i). Quantization effects in state
variables and in duty cycle can cause undesirable limit-cycle oscillations [8, 9] or chaos [10].
Quantization is due to Analog–to–Digital (AD) converter. In [8] the presence of steady-state limit
cycles in DPWM controlled converters is discussed and conditions on the control law and on the
quantization resolution for avoiding these oscillations are imposed. In [4] an approach to improve
dynamic responses of digitally controlled DC–DC converters using nonuniform quantization is
presented; ii). Delays in the controller produce instabilities. Indeed, digital controllers generally
present a poor processing speed and processing delays in the feedback loop, due to sampling
frequency, calculation time and the real time performance of the controller [11].
Liu et al [5] provides the minimum requirement of digital controller parameters: sampling time
and quantization resolution dimensions.
Parameter estimation is useful to estimate unknown varying parameters of converters [12, 13, 14].
Few ZAD based controllers have used parameter estimation, e.g. [6, 15].
The controller designed in the present work combines Zero Average Dynamics (ZAD)
and Fixed Point Inducting Controller (FPIC) strategies, which have been recently reported in
[16, 17, 18, 19, 20, 21, 22, 23]. The design corresponds to a low power DC-DC converter (250
W), using a dSPACE platform. Numerical and experimental bifurcations are obtained for the
ZAD-FPIC-controller, by changing the parameter values. Numerical and experimentally obtained
bifurcation diagram match. On the other hand, the development and application of the FPIC control
technique is presented in [19, 21, 22, 23]. This technique allows the stabilization of unstable orbits
in a simple way. Recent advances in real-time implementation of ZAD-FPIC control techniques
whit Recursive Least Square (RLS) estimator are reported in this paper.
The paper is organized as follows. Section 2 describes the proposed system. Section 3 describes
the mathematical model of the system, control techniques and load estimator. Section 4 presents the
obtained results, and finally, section 5 presents the conclusion.
2. PROPOSED SYSTEM
Figure 1 shows the block diagram of the system under study. This system is divided into two
major groups: the first one is composed by all hardware parts, this includes physical and electronic
components; the second one is related to software and it is implemented in a dSPACE platform,
where the acquisition signals and control technique implementations are performed.
A schematic diagram of the experimental prototype buck converter is shown in figure (2). Output
voltage regulation can be done with this configuration. E is the power supply, The MOSFET used
as a switch is represented by S and rM , L is the inductor, C is the capacitor, R is the load, Vfd is
the diode forward voltage, and the diode D is considered as ideal diode, rs, rM , rMed , rL are the
internal resistance of the source, the MOSFET, the current sensor and the inductor, respectively. In
general this type of load may be resistive, nonlinear, and so on. However, the proposed technique
will be tested with a variable resistive load. E is taken from a power supply. The circuit can be
feed with 0V or 40V depending on the switch position. This way to control the system is known
as pulse width modulation (PWM for its acronym in English). Due to the switching action this
system is known as a variable structure system, since the differential equations which describe the
system change when the switch state changes [24]. In general, variable structure systems have rich
dynamics when changes in its parameters are performed. In particular, many studies have reported
Copyright c© 2010 John Wiley & Sons, Ltd. Int. J. Adapt. Control Signal Process. (2010)
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Figure 1. Block diagram of the proposed system
Figure 2. Circuit model of the buck power converter.
nonlinear phenomena for the buck converter [25, 26, 27, 28, 29, 30, 31].
The hardware is composed of a buck power converter with rated power 250 Watts. In the measure
of variables υc (capacitor voltage), iL (inductor current) resistances were used. The converter
switch was driven by PWM output of controller card, this signal is coupled via fast optocouplers
(HCPL-J312).
The digital part is developed in the control and development card dSPACE DS1104, where ZAD
and FPIC control techniques are implemented. This card is programmed from Matlab/Simulink
platform and it has a graphical display interface called ControlDesk. The controllers are
implemented in Simulink and they are downloaded to the DSP. The sampling rate for all variables
is set to 6 kHz. The state variables υc and iL are 12 bits; the duty cycle (d) is 10 bits. Parameters
of buck converter (C, L, rs, rL), and ZAD-FPIC–controller (N , Fs, υref ) are entered to the control
block by the user, as constant parameters. R is the load of converter and Ks is the bifurcation
parameter. At each sampling time the controller calculates in real time the duty cycle.
3. MATHEMATICAL CONSIDERATION
In this section we present the general tools needed to analyze and control the power converter, in
addition controllers design and load estimator.
3.1. System Model
In figure (2) a diagram of the buck converter is displayed. This system can be expressed in a
mathematical way by the following set of differential equations: when the switch is ON, it is
Copyright c© 2010 John Wiley & Sons, Ltd. Int. J. Adapt. Control Signal Process. (2010)
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described by equation (1); when the switch is OFF, it is described by equation (2).[
υ˙c
i˙L
]
=
[ −1
RC
1
C
−1
L
−(rs+rM+rMed+rL )
L
] [
υc
iL
]
+
[
0
E
L
]
(1)
[
υ˙c
i˙L
]
=
[ −1
RC
1
C
−1
L
−(r
Med
+r
L
)
L
] [
υc
iL
]
+
[
0
−VfdL
]
(2)
The state variables are the capacitor voltage (υc) and the inductor current (iL). rs, rM , rMed , rL ,
Vfd, R, L, C and E were already defined. These equations can be expressed in a compact from as
x˙ = Ax+Bu with x1 = υc and x2 = iL. A and B switches between A1, B1 for equation (1) to A2,
B2 for equation (2). When the control signal changes, the differential equations instantly change,
for this reason this system is considered as variable structure system. The control scheme used in
this work corresponds to a centered pulse width modulation (CPWM), i.e. the position of the switch
will be the same at the first and the last section of the period. In particular, the system operates as
follows:
x˙ =
 A1x+B1 if kT ≤ t ≤ (k +
dk
2 )T
A2x+B2 if (k +
dk
2 )T < t < (k + 1− dk2 )T
A1x+B1 if (k + 1− dk2 )T ≤ t ≤ (k + 1)T
(3)
Where dk is the duty cycle and it is obtained as dk = Dk/T . T = 166.6µs is the sampling time
and Dk must be computed in each iteration, according to the different control strategies, with the
aim to control the system.
3.2. ZAD Technique
As reported in [20, 19, 17], one of the possibilities for computing the duty cycle is to define a
surface and to force it to be zero in each iteration. The surface is defined as a piecewise-linear
function given by
spwl(t) =

s1 + (t− kT )s˙+ if kT ≤ t ≤ t1
s2 + (t− kT + dk2 )s˙− if t1 < t < t2
s3 + (t− kT + T + dk2 )s˙+ if t2 ≤ (k + 1)T
(4)
where
s˙+ = (x˙1 + ksx¨1)
∣∣∣
x=x(kT ),u=1
s˙− = (x˙1 + ksx¨1)
∣∣∣
x=x(kT ),u=0
s1 = (x1 − xref + ksx˙1)
∣∣∣
x=x(kT ),u=1
s2 =
dk
2 s˙1 + s1
s3 = s1 + (T − dk)s˙2
t1 = kT +
dk
2
t2 = kT + (T − dk2 )
t3 = (k + 1)T
(5)
with ks = Ks ∗
√
LC a positive constant. Therefore, the zero average condition is
(k+1)T∫
kT
spwl(t)dt = 0 (6)
To find dk and satisfying zero average requirement, we solve equation (6) and obtain
Dk =
2s1(x(kT )) + T s˙−(x(kT ))
s˙−(x(kT ))− s˙+(x(kT )) (7)
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the duty cycle is given by.
dk =
 1 if Dk > TDk/T if 0 ≤ Dk ≤ T
0 if Dk < 0
(8)
We have experimentally measured and noticed that there is one period delay in the control action.
In this case, the control action is taken from the data acquired in the past sampling time, and then
we compute the duty cycle as:
dk =
2s1(x(k − 1)T ) + T s˙−(x(k − 1)T )
s˙−(x(k − 1)T )− s˙+(x(k − 1)T ) (9)
To apply this technique we need to measure the states at the beginning of each sampling time. For
doing this, we carry out a synchronization between the measured signals and the start of the PWM.
This synchronization is performed using a trigger signal obtained from the PWM, which gives the
command to ADC converter for reading υc and iL. On the other hand, we need to know the values
of the parameters L, C, rs, rM , rMed , rL . In this case, we suppose that these parameters will be
constant and measurable. The load R may be unknown and in this case must be estimated.
3.3. Online load estimator (Estimator of R)
In order to design the estimator, the first differential equation given in (1) is used.
υ˙c =
−1
RC
υc +
1
C
iL (10)
Applying a filter Hf = cs+c to the equation (10) we have
cυc − cHfυc = −1
RC
Hfυc +
1
C
Hf iL (11)
Where
−cCυc + cCHfυc +Hf iL︸ ︷︷ ︸
F (t)
=
1
R︸︷︷︸
θ(t)
Hfυc︸ ︷︷ ︸
φ(t)
(12)
We can estimate the conductance 1R = θˆ(t) with (13), as
θˆ = γ
t∫
0
φ(t)[F (t)−φ(t)θˆ(t)]dt (13)
Here γ is a constant that sets rate of adaptation or defines the velocity of convergence from estimated
parameters to real parameters [32].
3.4. FPIC Control Technique
This control technique was first presented in [19] and numerically tested in [20, 19]. The first
experimental results were shown in [23, 33, 15].
3.4.1. FPIC Theorem Let a system described by a set of differential equations:
x (k + 1) = f (x (k)) (14)
Where x(t) ∈ <n and f : <n → <n. Suppose that there is a fixed point x∗, which is unstable and
corresponds to the orbit to be controlled, ie, x∗ = f (x∗).
Let J = ∂f∂x the Jacobian of the system, then since the system is unstable, there is at least one i, such
Copyright c© 2010 John Wiley & Sons, Ltd. Int. J. Adapt. Control Signal Process. (2010)
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that |λi (J)| > 1, where λ corresponds to the eigenvalues of the system. Under these conditions, the
equation:
x (k + 1) =
f (x (k)) +Nx∗
N + 1
(15)
ensures stabilization of the fixed point for some N positive real number.
3.4.2. Proof Initially it should be noted that the equation (14), the fixed point has not been altered.
In this case the Jacobian of the new system can be expressed as:
Jc =
1
N + 1
J (16)
Where Jc is the Jacobian of the controlled system and J is the Jacobian of the unstable system.
Therefore, an adequate selection of N ensures stabilization of the equilibrium point, since the
values of the controlled system will be the values of the original system, divided by the factor
N + 1. A straightforward way to compute N is through the Jury criterion. Taking into account the
strategies FPIC and ZAD, the new duty cycle is calculated as follow:
dk−FPIC =
dk +N · d∗
N + 1
(17)
Where dk is calculated by (9) and d∗ is calculated at the beginning of each period as follows:
d∗ = T
[
x1ref (1 +
r
Med
+r
L
R ) + Vfd
−x1ref ∗ ( rs+rMR ) + E + Vfd
]
(18)
The performance of the ZAD-FPIC controlled system is better than only ZAD controlled. Equation
(17) incorporates ZAD and FPIC techniques. A complete description of the procedures presented
in this section can be found in [19, 34].
Figure (3) shows the block diagram for ZAD-FPIC control simulation taking into account load
estimator equation (13).
4. NUMERICAL AND EXPERIMENTAL RESULTS
In this section numerical and experimental results are shown. Ks is used as bifurcation parameter.
Other parameter values are shown in table I.
Figure 4 shows the output voltage of the converter, for a reference Vcref = 32 Volts, commutation
frequency 20 kHz and Ks = 5. A load change from R = 40.15 Ω to R = 60.35 Ω was introduced
at 0.03 s. The output voltage (υc) does not follow the reference when the load estimator is not used,
whereas output voltage follows the reference when the load estimator is used, as can be noticed in
figure 4 (a).
Figure 4 (b) shows the duty cycles. When the estimator is not used and a load change occurs, the
controller performance is poor and the duty cycle is saturated to 1. In contrast, when the estimator
is used, the duty cycle does not saturate and the commutation frequency is fixed.
Figures 5 and 6 show bifurcation diagrams for the controlled converter, obtained by simulation
and experiments respectively. Several factors can be observed: periodic windows, chaos and
stability.
Figures 5 (a) and 6 (a) correspond to R = 40.15 Ω load, and a ZAD-FPIC controller designed for
this value. Figures 5 (b) and 6 (b) correspond to R = 60.35 Ω load, but the controller is designed for
Copyright c© 2010 John Wiley & Sons, Ltd. Int. J. Adapt. Control Signal Process. (2010)
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Figure 3. ZAD-FPIC control simulation
Table I. Parameters for simulation and experiment
Parameter Value
E: Input voltage 40.35 V
rs: Internal resistance of the source 0.54Ω
r
M
: MOSFET conduction resistance 0.3Ω
r
Med
: Current measurement resistance 1.357Ω
r
L
: Internal resistance of the inductor 0.338Ω
Vfd: Diode forward voltage 1.1 V
L: Inductance 2.473 mH
C: Capacitance 46.27 µF
N : FPIC control parameter 1
Vcref : Reference signal 32 V
Fc: Switching frequency 6 kHz
Fs: Sampling frequency 6 kHz
c: Crossover frequency of the filter 6000 rad/s
γ: Adaptive constant 1 or 0.1
1T p: Delay time 166.6 µs
Ks: Bifurcation parameter 5 or variable
R: Load 40.15 Ω or 60.35 Ω
R = 40.15 Ω load. When the controller parameter is the same as the load, the controller achieves
regulation, see figures 5 (a) and 6 (a). When the load changes and is not considered in the controller,
the output does not follow the reference Vcref = 32 Volts, see figures 5 (b) and 6 (b)).
Figures 5 (c), 5 (d), 6 (c) y 6 (d) correspond to the case that the load is on line estimated and used
as a controller parameter. The system follows the reference for Ks > 4. Figures 5 (e), 5 (f), 6 (e) y
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Figure 4. Evolution of voltage and duty cycle, obtained by simulation
6 (f) shows the estimated load, provided by the on-line estimator.
5. CONCLUSION
The ZAD-FPIC control strategy was designed and applied to a buck converter with a variable
load, with and without load estimator. Several simulations and experiments were performed for
this system. The stability of the closed loop system was analyzed by means of bifurcation diagrams,
giving as result stability properties and transitions to chaos. A load estimator was designed using
RLS, and its effect on the system behavior was analyzed by simulation and experiments. Simulations
and experiments matched.
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Adaptive Control for Permanent Magnet DC Motor
Using ZAD-FPIC
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Abstract—This paper shows the behavior of a buck power
converter and DC motor coupled system controlled using a quasi-
sliding control technique for motor speed regulation and a novel
control technique to control chaos in adaptive way via load
torque estimation. The controller is designed using Zero Average
Dynamic (ZAD) and Fixed Point Inducting Control (FPIC)
techniques. The designs have been tested in a Rapid Control
Prototyping (RCP) system based on Digital Signal Processing
(DSP) for dSPACE platform. The results show that the speed
motor has very good performance when it is controlled with
these techniques. The robustness of the system is proven by va-
rying a constant of the controller. Experimental and simulations
results agree only when quantization effects are considered in
simulations. After this consideration, numerical and experimental
bifurcations diagrams agree in stable zone as well as in transition
to chaos.
Index Terms—ZAD-FPIC control strategy, DC-DC buck con-
verter, chaos control, bifurcations analysis, adaptive control,
piecewise-linear systems, ZAD-FPIC control strategy, DPWM,
permanent magnet DC motor, chaos, bifurcations, quantization.
I. INTRODUCTION
THE CONVERTERS use power electronics for efficienttransformation and rational use of electricity from
generation sources to industrial and commercial use. It has
been estimated that 90% of electrical energy is processed
through power converters before the final use [1]. The power
converters must provide a certain level of output voltage,
either in tasks regulation or tracking, and be able to reject
changes in load and primary supply voltage level. A complete
and detailed analysis of the operation and configuration of the
different power converters can be found in [2], [3]. One of
the most desirable qualities in these devices is their efficiency
in the performance by using switching devices generating the
desired output with low power consumption.
The use of the Digital Pulse–Width Modulation (DPWM)
to control electronic power converters has increased, because
of a number of potential advantages. Some of them are:
low power consumption, immunity to analog component
variations, potentially faster design process, lower sensitivity
to parameter variations, programmability, reduction or
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elimination of external passive components, calibration or
protection algorithms, ability to interface with digital systems,
possibility of implementing nonlinear control techniques
and are much easier to implement the advanced control
algorithms such as estimation of parameters as mentioned in
[4]–[6]. DPWM has also enabled practical applications of
high frequency digital controllers for DC–DC converters [7].
Nevertheless, DPWM exhibits the following disadvantages:
i). Quantization effects in state variables and in duty cycle
can cause undesirable limit-cycle oscillations [8], [9] or
chaos [10]. Quantization is due to Analog–to–Digital (AD)
converter. In [8] the presence of steady-state limit cycles in
DPWM controlled converters is discussed and conditions
on the control law and on the quantization resolution for
avoiding these oscillations are imposed. In [4] an approach to
improve dynamic responses of digitally controlled DC–DC
converters using nonuniform quantization is presented; ii).
Delays in the controller produce instabilities. Indeed, digital
controllers generally present a poor processing speed and
processing delays in the feedback loop, due to sampling
frequency, calculation time and the real time performance of
the controller [11].
Liu et al [5] provides the minimum requirement of
digital controller parameters: sampling time and quantization
resolution dimensions.
Parameter estimation is useful to estimate unknown
varying parameters of converters [12]–[14]. Few ZAD based
controllers have used parameter estimation, e.g. [6], [15].
The controller designed in the present work combines
Zero Average Dynamics (ZAD) and Fixed Point Inducting
Controller (FPIC) strategies, which have been reported in
[16]–[23]. The design corresponds to a low power DC
motor drive system (250 W) using a dSPACE platform.
Numerical and experimental bifurcations are obtained for
the ZAD-FPIC-controller, by changing the parameter values.
Numerical and experimentally obtained bifurcation diagrams
match. On the other hand, the development and application
of the FPIC control technique is presented in [19], [21]–[23].
This technique allows the stabilization of unstable orbits in a
simple way. Recent advances in real-time implementation of
ZAD-FPIC control techniques whit Recursive Least Square
(RLS) estimator are reported in this paper.
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Fig. 1. Block diagram of the proposed system
The paper is organized as follows. Section II describes the
proposed system. Section III describes the mathematical model
of the system, section IV describes control techniques and load
torque estimator, section V presents the obtained numerical
and experiment results, and finally, section VI presents the
conclusion.
II. PROPOSED SYSTEM
Figure 1 shows the block diagram of the system under
study. This system is divided into two major groups: the first
one is composed by all hardware parts, this includes physical
and electronic components; the second one is related to
software and it is implemented in a dSPACE platform, there,
the acquisition signals and control technique implementations
are performed.
The hardware is composed of a permanent magnet DC
motor (PMDC) with rated power 250 Watts, rated Volts 42
VDC, rated Amps 6 ADC and 4000 RPM max speed. For
motor speed acquisition a 1000 pulses per turn enconder was
used. In the measure of variables υc (capacitor voltage), iL
(inductor current) and ia (armature current) series resistance
were used. The converter switch was driven by PWM output
of controller card, this signal is coupled via fast optocouplers
(HCPL-J312).
The digital part is developed in the control and develop-
ment card dSPACE DS1104, where ZAD and FPIC control
techniques are implemented. This card is programmed from
Matlab/Simulink platform and it has a graphical display inter-
face called ControlDesk. The controllers are implemented in
Simulink and they are downloaded to the DSP. The sampling
rate for all variables is set to 6 kHz. The state variables υc,
iL and ia are 12 bits; the controlled variable Wm is sensed
by an encoder which has 28 bits; the duty cycle (d) is 10
bits. Parameters of DC motor (B, Jeq , kt, ke, Tfric, Ra, La),
buck converter (C, L, rs, rL) and ZAD-FPIC–controller (KS1,
KS2, N , Fs, Wmref ) are entered to the control block by the
user, as constant parameters. The load torque TL is variable
and will be estimated, KS3 is the bifurcation parameter. At
each sampling time the controller calculates in real time the
duty cycle and the equivalent PWM signal to control switch.
Fig. 2. Electrical circuit for the buck-motor system
III. MATHEMATICAL MODEL
Figure 2 shows a basic diagram of the system. The buck
power converter is used to feed to the DC-motor. The system
structure is variable since when the switch toggles ON/OFF
two systems in continuous conduction mode (CCM) are ob-
tained. Equation (1) is obtained when the switch is ON.
W˙m
i˙a
υ˙c
i˙L
 =

−B
Jeq
kt
Jeq
0 0
−ke
La
−Ra
La
1
La
0
0 −1C 0
1
C
0 0 −1L
−(rs+rL)
L


Wm
ia
υc
iL

+

−(Tfric+TL)
Jeq
0
0
E
L

(1)
This equation can be expressed in a compact form as:
x˙ = A1x+B1 (2)
Where the state variables are: Wm := x1, ia := x2, υc := x3
and iL := x4. Equation (3) is obtained when the switch is
OFF,
W˙m
i˙a
υ˙c
i˙L
 =

−B
Jeq
kt
Jeq
0 0
−ke
La
−Ra
La
1
La
0
0 −1C 0
1
C
0 0 −1L
−(rL)
L


Wm
ia
υc
iL

+

−(Tfric+TL)
Jeq
0
0
−Vfd
L

(3)
and in a compact way, as:
x˙ = A2x+B2 (4)
In discontinuous conduction mode (DCM) the switch is turned
OFF and iL = 0. In this case the dynamics of the system is
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Fig. 3. Centered PWM
described by eq. (5):
W˙m
i˙a
υ˙c
i˙L
 =

−B
Jeq
kt
Jeq
0 0
−ke
La
−Ra
La
1
La
0
0 −1C 0 0
0 0 0 0


Wm
ia
υc
iL

+

−(Tfric+TL)
Jeq
0
0
0

(5)
In compact form, these equations can be written as:
x˙ = AMCDx+BMCD (6)
In all cases the output of the system is Wm. ke is the
voltage constant (V/rad/s), La is the armature inductance
(mH), Ra is the armature resistance (Ω), B is the viscous
friction coefficient (N.m/rad/s), Jeq is the moment of inertia
(kg.m2), kt is the motor torque constant (N.m/A), Tfric is
the friction torque (N.m) and TL is the load torque (N.m).
The parameters C and L are the capacitance and inductance
of the converter, the parasitic resistance rs is equal to the sum
of the source internal resistance and MOSFET resistance, the
resistance rL is equal to the sum of the resistance of the coil
and the resistance used for measuring current, diode voltage
forward Vfd is the required voltage for the diode on. The buck
converter power supply is denoted by E and depending on
the control pulse voltage E o - Vfd is injected to the system
through PWM signal.
Only considering CCM and according to centered PWM
(figure 3), the system operates as follows:
x˙ =
 A1x+B1 si kT ≤ t ≤ kT + dT/2A2x+B2 si kT + dT/2 < t < kT + T − dT/2
A1x+B1 si kT + T − dT/2 < t < kT + T
(7)
where k represents the k-th iteration, T is the sampling period
and d is the duty cycle. In that follows, the computation of
the duty cycle is presented.
IV. CONTROL STRATEGIES
A. ZAD control strategy
Taking into account that the system output is Wm, then the
output error at the sampling time is given by (8)
e(kT ) = Wm(kT )−Wmref (kT ) (8)
As reported in [17], [19], one of the possibilities for computing
the duty cycle is to define a surface and to force it to be zero
in each iteration. The surface is defined as a piecewise-linear
function given by.
s(kT ) = e(kT ) + ks1e˙(kT ) + ks2e¨(kT ) + ks3
...
e (kT ) (9)
Where the constants ks1, ks2, ks3 are given by (10) with
KS1, KS2, KS3 dimensional parameter of bifurcation:
ks1 = KS1
√
LC
ks2 = KS2LC
ks3 = KS3LC
√
LC
(10)
Since the reference signal Wmref is constant, equation (9) can
be written as:
s(kT ) = Wm(kT )−Wmref (kT ) + ks1W˙m(kT )
+ks2W¨m(kT ) + ks3
...
Wm(kT )
(11)
and
s˙(kT ) = W˙m(kT ) + ks1W¨m(kT ) + ks2
...
Wm(kT )
+ks3
....
Wm(kT )
(12)
with KS1,KS2,KS3 positive constants. Therefore, the zero
average condition is:
(k+1)T∫
kT
s(kT )dt = 0 ∀ k ≥0 (13)
Solving this equation imply solving a transcendental equation
at the beginning of each cycle, which retards the action of
control. In [24] was demonstrated analytically for the system
of differential equations described by (1) and (3) with the
control law given by (7), that the steady-state error is less than
2%. However, the associated computational problems given,
it is shown in [19] that a good alternative is to assume that
the surface s(x) behaves like a straight sections, which was
subsequently validated in [24]. Therefore assuming s(x) as a
straight sections, the equation (13) is easy to solve and the
duty cycle is obtained. as [19]:
dk(k) =
2s(kT ) + T s˙−(kT )
T (s˙−(kT )− s˙+(kT )) (14)
Where s(kT ) is calculated with (11) using system (1);
s˙+(kT ) is calculated with (12) for the system given in (1).
s˙−(kT ) is calculated with (12) for the system given in (3).
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Here are the steps needed to compute s(kT ) and s˙+(kT ).
The first derivatives are taken from the system (1):
i˙L = − 1
L
υc − (rs + rL)
L
iL +
E
L
υ˙c = − 1
C
ia +
1
C
iL
i˙a = − ke
La
Wm − Ra
La
ia +
1
La
υc
W˙m = − B
Jeq
Wm +
kt
Jeq
ia − (Tfric + TL)
Jeq
(15)
With the above equations second derivatives are obtained:
υ¨c = − 1
C
i˙a +
1
C
i˙L
i¨a = − ke
La
W˙m − Ra
La
i˙a +
1
La
υ˙c
W¨m = − B
Jeq
W˙m +
kt
Jeq
i˙a
(16)
With the second derivatives we obtain the third derivatives:
...
i a = − ke
La
W¨m − Ra
La
i¨a +
1
La
υ¨c
...
Wm = − B
Jeq
W¨m +
kt
Jeq
i¨a
(17)
With the third derivative the fourth derivative is obtained:
....
Wm = − B
Jeq
...
Wm +
kt
Jeq
...
i a (18)
Substituting (15), (16), (17), (18) in (11) y (12), s(kT ) and
s˙+(kT ) are calculated on line.
For calculus of s˙−(kT ) on line the first, second, third and
fourth derivatives are calculated from (3).
From the experimental set-up it was known and measured
one period delay in the control action. This delay cause the
computation of the new duty cycle:
dk(k) =
2s((k − 1)T ) + T s˙−((k − 1)T )
T (s˙−((k − 1)T )− s˙+((k − 1)T )) (19)
Now, it is necessary to consider the values of the states
measured in the previous sampling time and not in the current
sampling time.
Where (k − 1)T means one delay period in all input
sensed, dk(kT ) is the duty cycle to apply in the time between
((k−1)T ) and (kT ). There are two main problems associated
to this technique: The first one is that it requires the values of
the states at the beginning of each period in each switching
period PWMC, since the s(kT ) and its derivatives depend on
the states; the second one is that you need the values of the
parameters, both the DC-motor and the converter. To solve
the first problem was necessary synchronization between the
signals to be sampled with the beginning of each switching
period PWMC, for it was made the synchronization using
a trigger signal obtained from PWMC and this gives the
command channel ADC conversion entry to read the Wm, ia,
υc and iL in real time. The second issue has been resolved
since it is assumed that the parameters will be constant and
are characterized previously.
It is important to make the following annotations:
1 By having the duty cycle at the beginning of each
period, it is possible to obtain the analytical solution of
differential equations given by (5) and (7), ie, one can
construct a stroboscopic map of the system. This has led
to an extensive study of their behavior, both numerically
and analytically [19], [20], [23].
2 Being consistent with (7) and (13) in (19) the duty cycle
has not been normalized, however, it appears in the graphs
where, for ease of viewing, has been normalized to 1 d/T
as this is the value that is used to drive the switching
device.
3 When ZAD strategy is used as the only driver in the sys-
tem, then the duty cycle calculated from (19) saturation
function must be applied. So, if by applying the equation
(19) results in a value greater than T or less than zero,
these values must be saturated to T and zero respectively
and in the next cycle, with new data , recalculate the
control law. However when operating ZAD with FPIC,
the saturation function must be applied to the duty
cycle generated after both techniques are implemented,
as described below. In addition to the switching of the
source, the saturation of the duty cycle is one of the main
generators of nonlinear phenomena that are reported in
this system.
B. Online load estimator of (Tfric + TL)
In order to design the estimator, the first differential equation
given in (1) is used.
W˙m(t) =
−BWm(t)
Jeq
+
ktia(t)
Jeq
− (Tfric + TL)
Jeq
(20)
Applying a filter Hf = cs+c to the equation (20) we have
cWm(t)− cHfWm(t) = −BHfWm(t)
Jeq
+
ktHf ia(t)
Jeq
−Hf (Tfric + TL)
Jeq
(21)
Defining F , φ and θ,
F (t) = cWm(t)− cHfWm(t) + BHfWm(t)
Jeq
− ktHf ia(t)
Jeq
φ(t) = − 1
Jeq
Hf
θ(t) = (Tfric + TL)
The equation (21) can be written as:
F (t) = φ(t)θ(t)
We can estimate the motor load torque θˆ(t) with (22), as:
θˆ(t) = γ
t∫
0
φ(t)[F (t)−φ(t)θˆ(t)]dt (22)
Here γ is a constant that sets rate of adaptation or defines
the velocity of convergence from estimated parameters to real
parameters [25].
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C. FPIC Control Technique
This control technique was first presented in [19] then tested
numerically in [19], [20], and the first experimental results are
shown in [23], [26].
1) FPIC Theorem: Let a system described by a set of
differential equations:
x (k + 1) = f (x (k)) (23)
Where x(t) ∈ <n and f : <n → <n. Suppose that there is a
fixed point x∗, which is unstable and corresponds to the orbit
to be controlled, ie, x∗ = f (x∗). Let J = ∂f∂x the Jacobian of
the system evaluated at the fixed point, then as the system is
unstable there is at least one i, such that |λi (J)| > 1, where λ
corresponds to the eigenvalues of the linearized system. Under
these conditions, the equation:
x (k + 1) =
f (x (k)) +Nx∗
N + 1
(24)
Ensures stabilization of the fixed point for some N positive
real.
2) Proof: Initially it is worth to note that the equation (24)
does not change the fixed point of equation 23. In this case
the Jacobian of the new system can be expressed as:
Jc =
1
N + 1
J (25)
Where Jc is the Jacobian of the controlled system and J is
the Jacobian of the uncontrolled system. Therefore, a proper
selection of N ensures stabilization of the equilibrium, since
the values of the controlled system will be the values of the
original system, divided by the factor N+1. A straightforward
way to compute N is through the Jury criterion. Taking into
account the strategies FPIC and ZAD, the new duty cycle is
calculated as follow:
dk−FPIC =
dk(k) +N · d∗
N + 1
(26)
Where dk(k) is calculated as (19) and d∗ is duty cycle
calculate in steady state (Wm = Wmref ).
Figure (4) shows the block diagram for ZAD-FPIC con-
troller simulation taking into account load estimator equation
(22). In figure lowest part the A/D converter is simulated with
zero-order hold (166.6 µs), 12 bits quantizer for (ia, iL, υc)
and 28 bits for (Wm) and unit delay (166.6 µs). In 10 bits
quantizer block for duty cycle (d) the quantization effect over
DPWM generator is considered.
V. NUMERICAL AND EXPERIMENTAL RESULTS
In this section numerical and experimental results
are shown, KS3 is used as bifurcation parameter. Other
parameters values are shown in table I.
Figure 5 shows the bifurcation diagram for the output
(Wm) and duty cycle (d) of controlled system varying the
bifurcation parameter KS3 when Tfric + TL = 0.0284 N.m
and N = 1. Figures 5(a) and 5(b) shows the simulation
Fig. 4. ZAD-FPIC controller simulation
TABLE I
PARAMETERS FOR SIMULATION AND EXPERIMENT
Parameter Value
E: Input voltage 40.035 V
rs: Internal resistance of the source and MOSFET 0.84 Ω
Vfd: Diode forward voltage 1.1 V
L: Inductance 2.473 mH
rL: Internal resistance of the inductor 1.695 Ω
C: Capacitance 46.27 µF
Ra: Armature resistance 2.7289 Ω
La: Armature inductance 1.17 mH
B: Viscous friction coefficient 0.000138 N.m/rad/s
Jeq : Moment of inertia 0.000115 kg.m2
kt: Motor torque constant 0.0663 N.m/A
ke: Voltage Constant 0.0663 V/rad/s
Tfric: Friction torque 0.0284 N.m
TL: Load torque variable N.m
Wmref : Reference speed 400 rad/s
N : FPIC control parameter 1 or 1.5
Fc: Switching frequency 6 kHz
Fs: Sampling frequency 6 kHz
1T p: 1 Delay time 166.6 µs
KS1,KS2: Control parameters Equal to 2
KS3: Bifurcation parameters 80 or variable
when quantization effects are not considered. Figures 5(c)
and 5(d) shows the simulation when quantization effects are
considered. Figures 5(e) and 5(f) shows the experimental
results.
It is worth to note the difference between figures (5(a),
5(b)) and (5(c), 5(d)), both of which are numerical, and
the only difference in the simulations is the inclusion of
quantization effects. On the contrary, considering quantization
effects there is better correspondence between numerical
(5(c), 5(d)) and experimental (5(e), 5(f)) results. There are
different behavior zones for bifurcation parameter ranges.
Near KS3 = 0 periodic bands are present, then there is a
chaos transition and finally a stable region occur.
Figure 6 shows the numerical and experimental time
evolution for the output Wm and the estimated load
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(a) Simulation results without consi-
dering quantization effects
(b) Simulation results without consi-
dering quantization effects
(c) Simulation results considering
quantization effects
(d) Simulation results considering
quantization effects
(e) Experimental results (f) Experimental results
Fig. 5. Bifurcation diagram for the output (Wm) and duty cycle (d) of
controlled system varying the bifurcation parameter KS3
(a) Simulation results (b) Experimental results
(c) Simulation results (d) Experimental results
Fig. 6. Evolution of Wm and estimated (Tfric + TL)
torque (Tfric + TL), when it is considered Wmref = 400
rad/s, KS3 = 80 and N = 1.5. A torque change from
(Tfric + TL) = 0.04 N.m to (Tfric + TL) = 0.0715 N.m was
applied at 0.5 s.
The output speed (Wm) does not follow the reference
(Wmref = 400) when the load torque estimator is not used,
whereas output (Wm) follows the reference when the load
torque estimator is used, as can be noticed in figure 6(a) and
6(b).
(a) Simulation results (b) Experimental results
Fig. 7. Dynamics of estimator when γ is varied
(a) Without motor load estimator
(Tfric + TL) = 0.035
(b) Without motor load estimator
(Tfric + TL) = 0.072
(c) With motor load estimator
(Tfric + TL) = 0.035
(d) With motor load estimator
(Tfric + TL) = 0.072
(e) Motor load estimator with
(Tfric + TL) = 0.035
(f) Motor load estimator with
(Tfric + TL) = 0.072
Fig. 8. Simulation results considering quantization effects with N = 1.5
Figures 6(c) and 6(d) show the estimated load torque,
numerical and experimental respectively.
Figure 7 shows the load torque estimated when the adaptive
constant γ is varied. For small value of γ the velocity of
convergence from estimated parameter to real parameter is
slow but oscillations are not present.
Figures 8(a), 9(a), 10(a) and 11(a) correspond to
(Tfric + TL) = 0.035 N.m motor load torque, and
ZAD-FPIC controller was designed for this value. In this
case the controller achieves regulation (Wmref = 400) rad/s.
Figures 8(b), 9(b), 10(b) and 11(b) correspond to
(Tfric + TL) = 0.072 N.m motor load torque, but the
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(a) Without motor load estimator
(Tfric + TL) = 0.035
(b) Without motor load estimator
(Tfric + TL) = 0.072
(c) With motor load estimator
(Tfric + TL) = 0.035
(d) With motor load estimator
(Tfric + TL) = 0.072
(e) Motor load estimator with
(Tfric + TL) = 0.035
(f) Motor load estimator with
(Tfric + TL) = 0.072
Fig. 9. Experimental results with N = 1.5
controller is designed for (Tfric + TL) = 0.035 N.m motor
load torque. When the motor load torque changes and it is
not considered in the controller, the output does not follow
the reference (Wmref = 400) rad/s.
Figures 8(c), 8(d), 9(c), 9(d), 10(c), 10(d), 11(c), 11(d)
correspond to the case that the motor load torque is on line
estimated and used as a controller parameter. The system
follows the reference (Wmref = 400) rad/s for KS3 > 30.
Figures 8(e), 9(f), 9(e) (e) y 9(f) show the estimated motor
load torque, provided by the on-line estimator.
VI. CONCLUSION
The control strategy ZAD-FPIC was designed and applied to
a buck converter with a DC motor load. For this system, simu-
lations and experiments were performed. The stability of the
closed loop system was analyzed using bifurcation diagrams,
and stable and transitions to chaos were observed. It was
demonstrated in an experimental way, that the quantization
effects have high importance in ZAD strategy. Simulations and
experiments agreed when quantization effects were included.
The controller approaches the reference value, when the load
torque estimator is included.
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(a) Without motor load estimator
(Tfric + TL) = 0.035
(b) Without motor load estimator
(Tfric + TL) = 0.072
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